Recent

% | $
Quotes you view appear here for quick access.

Intel Corporation Message Board

you are viewing a single comment's thread.

view the rest of the posts
  • theblueredmonk theblueredmonk Apr 25, 2012 3:45 AM Flag

    Intel exec says fabless model “collapsing”

    Expect ARM 64 to take full advantage of:
    Fixed Length Instructions
    Predication
    new Floating Point Instructions
    and a larger register set than x86
    -----

    Most of the above is true of the 32bit ISA. ARM 64 has 'less' predication than 32 (to make way for larger register sets) and both sets have fixed length instructions (32bit and 16bit for thumb mode).

 
INTC
32.00+1.92(+6.38%)Mar 27 4:00 PMEDT