% | $
Quotes you view appear here for quick access.

Intel Corporation Message Board

  • sujit_98 sujit_98 May 10, 2013 1:27 PM Flag

    FinFET performance advantage at 22nm: An AC perspective (17 % advantage)

    At the 22 nm node, we estimate that superior electrostatics and reduced junction capacitance in FinFETs may provide a 13~23% reduction in delay relative to planar FETs. However, this benefit is offset by enhanced gate-to-source/drain capacitance (Cgs) in FinFETs. Here, we measure FinFET Cgs capacitance at 22 nm-like dimensions and determine that, with optimization, the FinFET capacitance penalty can be limited to

31.59+0.02(+0.06%)May 31 4:00 PMEDT