% | $
Quotes you view appear here for quick access.

Cypress Semiconductor Corporation Message Board

you are viewing a single comment's thread.

view the rest of the posts
  • floppy_6 floppy_6 Jan 28, 2006 3:14 PM Flag

    Rosy Scenario - Some numbers

    Backlog is a whopping $700 millions.

    10% pricing premium than the peers due to higher conversion efficiency. Will reach 22% by the end of year while industry average is 15%.

    Wafer useage seems to drop to 8-9 gram/watt, competitive against the best - 8.5 from ESLR.

    Fails to elaborate why gross margin stays lousy - 19% compared against STP and Q-cell's 32%. Does 19% partly compensate the fab setup cost? How is the trend to improve it? SPWR didn't mention this crtical issue.

9.20-0.14(-1.50%)Oct 9 4:00 PMEDT