% | $
Quotes you view appear here for quick access.

Intel Corporation Message Board

you are viewing a single comment's thread.

view the rest of the posts
  • semi_equip_junkie semi_equip_junkie Jan 14, 2013 12:34 PM Flag

    Big Little? ARM is really screwed LOL.

    We'll have to wait and see.
    Do we? 12 months ago ....looks like TI's chip has all the bells and whistles
    Fabbed in UMC's 28LP process, it utilizes two ARM Cortex A15 cores, and two low-power Cortex-M4 processors (taking the "big-little" approach discussed at the ARM Techcon last year). It has 2 MB cache, and the graphics side is covered by dual POWERVRâ„¢ SGX544-MPx graphics accelerators.

    SortNewest  |  Oldest  |  Most Replied Expand all replies
    • I would like to see how the cache works plus instruction retirement, flushing and delegation on two different cores trying to run a thread. How will both different cores handle the thread moving from one core to another. From what I heard, some software reprogramming is required to make use of both cores. Also interrupts and traps are going to be complicated. What happens if an interrupt occurs (e.g. from an I/O device) before the core change? What would happen to the interrupt routine if the core changes?

    • What happened with the TI product.
      How is big little better than down clocking the high performance cores when no need of performance?

36.65-0.54(-1.45%)Sep 26 4:00 PMEDT