SAN JOSE, CA--(Marketwired - Sep 4, 2013) - Cadence Design Systems, Inc. (
- SMIC's new 40nm Reference Flow 5.1 incorporates the state-of-the-art Cadence CCOpt and GigaOpt technology and the Tempus Timing Signoff Solution
- The new RTL-to-GDSII digital flow supports the Cadence hierarchical low-power flow and the latest version of the Common Power Format (CPF)
Cadence Design Systems, Inc. (
SMIC's new Reference Flow 5.1 supports Cadence Clock Concurrent Optimization (CCOpt) technology, a key feature of the Cadence Encounter Digital Implementation System. The qualification process demonstrated that, compared to traditional clock tree synthesis, CCOpt can improve power by 14 percent, area by 11 percent and performance by 4 percent on SMIC's 40nm process.
Other advances include support for:
- The Cadence hierarchical low-power digital flow, which incorporates CPF 2.0, the latest version of the popular power format.
- The Cadence Physical Verification System (PVS) by including SMIC's first online 40nm DRC/LVS deck for Cadence PVS as well as SMIC's first 40nm PVS dummy insertion rule deck.
- GigaOpt technology, which delivers RTL-to-GDSII core optimization.
"We have worked closely with Cadence to ensure our mutual customers can confidently move forward using the latest Cadence digital tools to manufacture silicon at SMIC's 40-nanometer process," said Tianshen Tang, senior vice president of SMIC Design Service. "This new reference flow offers our customers advanced technologies that can improve key metrics such as power, performance and area."
"SMIC's Reference Flow 5.1 offers our customers a clear road map for moving efficiently from design to manufacturing while maximizing the quality of the silicon," said Dr. Chi-Ping Hsu, chief strategy officer and senior vice president of digital and signoff group at Cadence. "As the complexities inherent in chip design continue to grow, Cadence will continue working closely with SMIC to offer our customers the powerful automation tools they need to succeed."
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Semiconductor Manufacturing International Corporation ("SMIC") (
For more information, please visit www.smics.com.
© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Conformal, Encounter and the Cadence logo are registered trademarks, and Tempus is an unregistered trademark, of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
- Information Technology
- Technology & Electronics