U.S. markets closed
  • S&P Futures

    3,285.75
    +22.25 (+0.68%)
     
  • Dow Futures

    26,598.00
    +189.00 (+0.72%)
     
  • Nasdaq Futures

    11,199.25
    +66.50 (+0.60%)
     
  • Russell 2000 Futures

    1,548.40
    +9.20 (+0.60%)
     
  • Crude Oil

    37.59
    +0.20 (+0.53%)
     
  • Gold

    1,880.20
    +1.00 (+0.05%)
     
  • Silver

    23.50
    +0.14 (+0.58%)
     
  • EUR/USD

    1.1755
    +0.0006 (+0.05%)
     
  • 10-Yr Bond

    0.7810
    +0.0030 (+0.39%)
     
  • Vix

    40.28
    +6.93 (+20.78%)
     
  • GBP/USD

    1.2993
    +0.0006 (+0.05%)
     
  • USD/JPY

    104.3110
    +0.0100 (+0.01%)
     
  • BTC-USD

    13,297.79
    +40.12 (+0.30%)
     
  • CMC Crypto 200

    262.81
    -9.88 (-3.62%)
     
  • FTSE 100

    5,582.80
    -146.19 (-2.55%)
     
  • Nikkei 225

    23,418.51
    0.00 (0.00%)
     

Arm and RISC-V Software Development Solution from Ashling: RiscFree™ for Arm & RISC-V

·2 mins read

Ashling, a leading provider of embedded development tools, has today announced advanced support for heterogeneous multi-core Arm and RISC-V development within Ashling’s RiscFree™ IDE and Debugger. The solution allows developers of complex multi-architecture, multi-core heterogeneous projects to work from within a single instance of the software environment, using a single debug probe connected to the multi-core target device.

Increasingly, designers are moving to multi-core designs and integrating different processor architectures (i.e. heterogeneous cores) onto a single SoC. The days of packing more and more features on to a single device are gone. With the advancement and demands in the industrial, automotive, medical, telecoms, AI and IoT designs, System-on-Chip (SoC) designs are becoming more complex and the need to combine multiple CPU cores such as Arm and RISC-V is becoming a must, not just a luxury, to meet emerging market demands including features, performance and power-consumption requirements.

Ashling RiscFree™ IDE now provides the embedded development market with one toolset using a single debugger instance to program and debug any combination of Arm and RISC-V embedded devices using JTAG or Arm SWD Coresight core debug interfaces.

"We’re happy to announce RiscFree™ multi-core, simultaneous debug support for Arm and RISC-V powered devices developed in close co-operation with our Arm and RISC-V customers and ecosystem partners. As multi-core designs proliferate, we believe the combination of Arm and RISC-V core based SoCs will establish a strong foot-hold in the market including in AI and IoT based designs said Hugh O’Keeffe, Managing Director of Ashling.

Combined with Ashling’s hardware debug and trace probes, RiscFree™ provides dedicated debug views, within the same debug instance, allowing visibility and control for all target cores simultaneously.

For more information: https://www.ashling.com/multi-core

About Ashling

Ashling is a world-class technology partner offering integrated solutions, tools, and design services that are at the heart of the embedded environment. Through its close cooperation with leading semiconductor vendors, Ashling has become a leader in the Embedded Software Development Tools market. For more information on Ashling see: www.ashling.com.

All products and logos are trademarks or registered trademarks of their respective owners.

View source version on businesswire.com: https://www.businesswire.com/news/home/20201008006070/en/

Contacts

Nadim Shehayed, Business Development Americas
nadim.shehayed@ashling.com

Hugh O’Keeffe, Ashling Managing Director
hugh.okeeffe@ashling.com