Avery Design Debuts CXL Validation Suite
Tewksbury, Massachusetts--(Newsfile Corp. - February 28, 2023) - Avery Design Systems, a leader in functional verification solutions, today announced a new validation suite supporting the Compute Express Link (CXL) open industry-standard interconnect. It enables rapid and thorough system interoperability, validation and performance benchmarking of systems targeting the full range of versions of the CXL standard, including 1.1, 2.0 and 3.0. The comprehensive validation suite covers both pre-silicon virtual and post-silicon system platforms and extends Avery's leadership in enabling designs incorporating industry-standard protocols for high-speed interconnect.
To view the full announcement, including downloadable images, bios, and more, click here.
Click image above to view full announcement.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Compute Express Link and CXL are trademarks of the CXL Consortium
PCI Express and PCIe(R) are trademarks of PCI-SIG
Contacts:
Mike Sottak
6502489597
mike@wiredislandpr.com
Christopher Browy
(978) 851-3627
cbrowy@avery-design.com
Source: Avery Design Systems
To view the source version of this press release, please visit https://www.newsfilecorp.com/release/156512
